Soft-Error Resilience Framework For Reliable And Energy-Efficient Cmos Logic And Spintronic Memory Architectures