Parallel code-specific CPU simulation with dynamic phase convergence modeling for HW/SW co-design