Fail-Safe Logic Design Strategies within Modern FPGA Architectures