Hardware Implementation And Analysis Of Memory Interfaces To Integrate A Vector Accelerator Into A Manycore Network-On-Chip